 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Micrel, Inc. 3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR SuperLiteTM SY55857L SuperLiteTM SY55857L FEATURES s Input accepts virtually all logic standards: * Single-ended: SSTL, TTL, CMOS * Differential: LVDS, HSTL, CML s Guaranteed AC parameters over temperature: * fMAX > 2.5Gbps (2.5GHz toggle) * tr / tf < 200ps * Within-device skew < 50ps * Propagation delay < 400ps s Low power: 46mW/channel (typ) s 3.0V to 3.6V power supply s 100K LVPECL outputs s Flow-through pinout and fully differential design s Two channels in a 10-pin (3mm x 3mm) MSOP package SuperLiteTM DESCRIPTION The SY55857L is a fully differential, high-speed dual translator optimized to accept any logic standard from single-ended TTL/CMOS to differential LVDS, HSTL, or CML and translate it to LVPECL. Translation is guaranteed for speeds up to 2.5Gbps (2.5GHz toggle frequency). The SY55857L does not internally terminate its inputs, as different interfacing standards have different termination requirements. All support documentation can be found on Micrel's web site at www.micrel.com. APPLICATIONS s s s s High-speed logic Data communications systems Wireless communications systems Telecom systems FUNCTIONAL BLOCK DIAGRAM D0 Any IN /D0 CH0 Q0 LVPECL OUT /Q0 D1 Any IN /D1 CH1 Q1 LVPECL OUT /Q1 SuperLite is a trademark of Micrel, Inc. M9999-082306 hbwhelp@micrel.com or (408) 955-1690 Rev.: E Amendment: /0 1 Issue Date: August 2006 Micrel, Inc. SuperLiteTM SY55857L PACKAGE/ORDERING INFORMATION Ordering Information(1) D0 1 /D0 2 D1 3 /D1 4 GND 5 10 VCC 9 Q0 8 /Q0 7 Q1 6 /Q1 Part Number SY55857LKI SY55857LKITR(2) SY55857LKG(3) SY55857LKGTR(2, 3) Package Type K10-1 K10-1 K10-1 K10-1 Operating Range Industrial Industrial Industrial Industrial Package Marking 857L 857L Lead Finish Sn-Pb Sn-Pb 857L with NiPdAu Pb-Free bar line indicator Pb-Free 857L with NiPdAu Pb-Free bar line indicator Pb-Free 10-Pin MSOP (K10-1) Notes: 1. Contact factory for die availability. Dice are guaranteed at TA = 25C, DC Electricals only. 2. Tape and Reel. 3. Pb-Free package recommended for new designs. PIN DESCRIPTIONS Pin Number D0, /D0 D1, /D1 Q0, /Q0 Pin Name 1, 2 3, 4 9, 8 Description Channel 0 Differential Inputs (clock or data). See Figure 2 for input structure. See "Input Interface" section for typical interface recommendations. Channel 1 Differential Inputs (clock or data). See Figure 2 for input structure. See "Input Interface" section for typical interface recommendations. Channel 0 Differential 100k-compatible LVPECL Outputs. Terminate to VCC - 2V. See "LVPECL Output Termination" section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q and /Q to ensure a DC current path to GND. Channel 1 Differential 100k-compatible LVPECL Outputs. Terminate to VCC - 2V. See "LVPECL Output Termination" section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q and /Q to ensure a DC current path to GND. Device Ground. Typically connected to Logic ground. Supply Voltage. Typically connect to +3.3V 10% supply. Bypass with 0.01F0.1F low ESR capacitors. Q1, /Q1 7, 6 GND VCC 5 10 M9999-082306 hbwhelp@micrel.com or (408) 955-1690 2 Micrel, Inc. SuperLiteTM SY55857L Absolute Maximum Ratings(1) Power Supply Voltage (VCC ) ...................... -0.5V to +6.0V Input Voltage (VIN) ............................... -0.5V to VCC +0.5V Output Current (IOUT) Continuous ............................................................. 50mA Surge .................................................................... 100mA Lead Temperature (soldering, 20 sec.) ................... +260C Storage Temperature Range (TS ) ........... -65C to +150C Operating Ratings(2) Power Supply Voltage (VCC) ....................... +3.0V to +3.6V Ambient Temperature Range (TA) ............. -40C to +85C Package Thermal Resistance(3) MSOP (JA) Still-Air ........................................................... 113C/W 500lpfm ............................................................ 96C/W MSOP (JC) Junction-to-Case ............................................. 42C/W DC ELECTRICAL CHARACTERISTICS(4) TA = -40C to +85C; unless noted. Symbol VCC ICC Parameter Power Supply Voltage Power Supply Current Inputs/outputs open Condition Min 3.0 Typ 3.3 28 Max 3.6 45 Units V mA INPUT ELECTRICAL CHARACTERISTICS(4) VCC = +3.0V to +3.6V; GND = 0V; TA = -40C to +85C; unless noted. Symbol VID VIH VIL Parameter Input Voltage Swing Condition See Figure 1a, VIN < 2.4V. VIN < VCC+0.3V Input HIGH Voltage Input LOW Voltage -0.3 Min 100 200 VCC+0.3 Typ Max Units mV mV V V (100K) LVPECL OUTPUT CHARACTERISTICS(5) VCC = +3.0V to +3.6V; GND = 0V; TA = -40C to +85C; RL = 50 to VCC -2V, unless otherwise stated. Symbol VOL VOH VOUT VDIFF_OUT Notes: 1. Permanent device damage may occur if the ratings in "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability. 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB. JB uses 4-layer JA in still air unless otherwise stated. 4. The specifications shown are valid after thermal equilibrium has been established. 5. 100K circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. M9999-082306 hbwhelp@micrel.com or (408) 955-1690 Parameter Output LOW Voltage Q, /Q Output HIGH Voltage Q, /Q Output Voltage Swing Q, /Q Differential Output Voltage Swing Q, /Q Condition Min Typ Max Units V V mV mVpp VCC-1.945 VCC-1.820 VCC-1.695 VCC-1.145 VCC-1.020 VCC-0.895 See Figure 1a. See Figure 1b. 550 1100 800 1600 3 Micrel, Inc. SuperLiteTM SY55857L AC ELECTRICAL CHARACTERISTICS VCC = 3.3V 10%; TA= -40C to +85C; RL = 50 to VCC -2V, unless otherwise stated. Symbol fMAX Parameter Maximum Operating Frequency Note 6 Condition VIN < 2.4V VIN < 2.4V VIN < VCC +0.3V VIN < VCC +0.3V tPD tSKEW Propagation Delay D-to-Q Note 7 Note 8 Note 9 Note 10 Note 11 At full output swing 1 NRZ Data Clock NRZ Data Clock Min 2.5 2.5 1.25 1.25 400 50 200 1 10 10 200 Typ Max Units Gbps GHz Gbps GHz ps ps ps psRMS psPP psPP ps Within-Device-Skew (Differential) Part-to-Part Skew (Differential) tJITTER Random Jitter (RJ) Deterministic Jitter (DJ) Total Jitter (TJ) tr, tf Notes: Output Rise/Fall Time 20% to 80% 6. Clock frequency is defined as the maximum toggle frequency, and guaranteed for functionality only. Measured with a 750mV signal, 50% duty cycle and VOUT swing 400mV. High -frequency AC-parameters are guaranteed by design and characterization. 7. Within-device skew is measured between two different outputs under identical transitions. 8. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs. 9. Random jitter is measured with a K28.7 comma detect character pattern, measured at 2.5Gbps. 10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 223-1 PRBS pattern. 11. Total jitter definition: with an ideal differential clock input of frequency fMAX, no more than one output edge in 1012 output edges will deviate by more than the specified peak-to-peak jitter value. SINGLE-ENDED AND DIFFERENTIAL SWINGS VID, VOUT 800mV (Typ.) VDIFF_IN, VDIFF_OUT 1600mV (Typ.) Figure 1a. Single-Ended Voltage Swing Figure 1b. Differential Voltage Swing M9999-082306 hbwhelp@micrel.com or (408) 955-1690 4 Micrel, Inc. SuperLiteTM SY55857L FUNCTIONAL DESCRIPTION Establishing Static Logic Inputs Do not leave unused inputs floating. Tie either the true or complement inputs to ground, but not both. A logic zero is achieved by connecting the complement input to ground with the true input floating. For a TTL input, tie a 2.5k resistor between the complement input and ground. See "Input Interface" section. Input Levels LVDS, CML and HSTL differential signals may be connected directly to the D inputs. Depending on the actual worst case voltage seen, performance of SY55857L varies as per the following table: Input Voltage Range 0 to 2.4V 0 to VCC +0.3 Minimum Voltage Swing 100mV 200mV Maximum Translation Speed 2.5Gbps 1.25Gbps For LVDS applications, only point-to-point interfaces are supported. Due to the current required by the input structure shown in Figure 2, mutli-drop and multi-point architectures are not supported. VCC R2 1.5k DIN R1 1.05k /DIN R1 1.05k GND R2 1.5k Figure 2. Simplified Input Structure Table 1. Input Voltage Swings M9999-082306 hbwhelp@micrel.com or (408) 955-1690 5 Micrel, Inc. SuperLiteTM SY55857L INPUT INTERFACE VCC(DRIVER) VCC(857) VCC(DRIVER) VCC(DRIVER) TTL LVTTL D D /D SY55857L 2.5k 1% CML 102 1% /D SY55857L 2.5k 1% VCC(857) VCC(DRIVER) 2.5V LVTTL D /D SY55857L 2.3V to 2.7V VCC Figure 3. 3.3V "TTL" VCC(DRIVER) VCC(857) VCC(DRIVER) Figure 4. CML-DC Coupled Figure 5. 2.5V "TTL" VCC(DRIVER) VCC D PECL /D SY55857L 51 1% 51 1% VCC D CML 102 1% D HSTL /D 50 50 SY55857L /D SY55857L 3.92k 1% 3.92k 1% VCC--2V Figure 6. PECL-DC Coupled VCC Figure 7. HSTL Figure 8. CML-AC Coupled Short Lines VDDQ VCC(DRIVER) 82 1% 82 1% D VCC VCC 105 1% VCC 105 1% D /D CML /D SY55857L 130 1% 130 1% LVDS 102 1% D SSTL_2 100 1% 100 1% SY55857L /D SY55857L Figure 9. CML-AC Coupled Long Lines VDDQ VCC 110 1% 110 1% D SSTL_3 /D 90.9 1% 90.9 1% SY55857L Figure 10. LVDS Figure 11. SSTL_2 Figure 12. SSTL_3 M9999-082306 hbwhelp@micrel.com or (408) 955-1690 6 Micrel, Inc. SuperLiteTM SY55857L LVPECL OUTPUT TERMINATION LVPECL output have very low output impedance (open emitter), and small signal swing which results in low EMI. LVPECL is ideal for driving 50 and 100-controlled impedance transmission lines. There are several techniques in terminating the LVPECL output, as shown in Figures 13 through 15. +3.3V* R2 82 R2 82 VT = VCC -2V +3.3V* +3.3V* SY58021U ZO = 50 ZO = 50 R1 130 R1 130 +3.3V* +3.3V* SY58021U ZO = 50 ZO = 50 R1 130 R1 130 +3.3V* *Note: For +2.5V systems, R1 = 250, R2 = 62.5 Figure 15. Terminating Unused I/O Notes: *Note. For +2.5V systems, R1 = 250, R2 = 62.5 R2 82 R2 82 VT = VCC -2V 1. Unused output (/Q) must be terminated to balance the output. 2. For +2.5V systems: R1 = 250, R2 = 62.5, R3 = 1.25k, R4 = 1.2k. For +3.3V systems: R1 = 130, R2 = 82, R3 = 1k, R4 = 1.6k. 3. Unused output pairs (Q and /Q) may be left floating. Figure 13. Parallel Termination-Thevenin Equivalent Notes: 1. For +2.5V systems: R1 = 250, R2 = 62.5. 2. For +3.3V systems: R1 = 130, R2 = 82. +3.3V SY58021U Z = 50 Z = 50 50 50 +3.3V "source" 50 Rb* "destination" VDD C1 (optional) 0.01F * For +2.5V, Rb = 19 Notes: * For +3.3V, Rb = 46 to 50 1. Power saving alternative to Thevenin termination. 2. Place termination resistors as close to destination inputs as possible. 3. Rb resistor sets the DC bias voltage, equal to VT. Figure 14. Three-Resistor "Y-Termination" Notes: 1. Power-saving alternatives to Thevenin termination. 2. Place termination resistors as close to destination inputs as possible. 3. Rb resistor sets the DC bias voltage, equal to VT. For +2.5V systems: Rb = 19. For +3.3V systems: Rb = 46 to 50. 4. C1 is an optional bypass capacitor intended to compensate for any tr/tf mismatches. M9999-082306 hbwhelp@micrel.com or (408) 955-1690 7 Micrel, Inc. SuperLiteTM SY55857L 10-PIN MSOP (K10-1) Rev. 00 MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 TEL USA + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. (c) 2005 Micrel, Incorporated. M9999-082306 hbwhelp@micrel.com or (408) 955-1690 8 |
Price & Availability of SY55857LKG
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |